Chip Gallery
About awp-admin
This author has yet to write their bio.
Meanwhile lets just say that we are proud awp-admin contributed a whooping 66 entries.
Entries by
3D-Integrated CMOS-Silicon Photonic Optical Receiver
September 7, 2017 /0 Comments/in Chip-Gallery /by awp-adminLow-Power First-Order Frequency Synthesizer
September 7, 2017 /0 Comments/in Chip-Gallery /by awp-adminA Wideband Injection Locking Scheme and Quadrature Generation
September 7, 2017 /0 Comments/in Chip-Gallery /by awp-adminA Low-power 20Gb/s On-Chip Link
September 7, 2017 /0 Comments/in Chip-Gallery /by awp-adminA Fully Intraocular 512-channel Self-Calibrating Epiretinal Prosthesis
September 7, 2017 /0 Comments/in Chip-Gallery /by awp-adminA Low-power 20Gb/s Transmitter
September 7, 2017 /0 Comments/in Chip-Gallery /by awp-adminA 24Gb/s Ultra-Low-Power Optical Receiver
September 7, 2017 /0 Comments/in Chip-Gallery /by awp-adminCompressed-Sensing RMPI Receiver
September 7, 2017 /0 Comments/in Chip-Gallery /by awp-adminA 15Gb/s 2-Tap DFE Receiver with Far-End Crosstalk Cancellation
September 7, 2017 /0 Comments/in Chip-Gallery /by awp-adminContact
California Institute of Technology
M/C 136-93
1200 East California Boulevard
Pasadena, California 91125
CaltechMICS@gmail.com
Our lab is in the third floor of Moore Laboratory.
Lab Member Login
Academic Calendar
M/C 136-93
1200 East California Boulevard
Pasadena, California 91125
CaltechMICS@gmail.com
Our lab is in the third floor of Moore Laboratory.
Lab Member Login
Academic Calendar