Home
Research
Chip Gallery
Publications
People
Courses
News
MICS Social
Menu
Menu
Chip Gallery
A 15Gb/s 2-Tap DFE Receiver with Far-End Crosstalk Cancellation
Technology
: 45nm SOI CMOS
TO Date
: 2010
Designer
: Meisam Honarvar Nazari
Project:
Ultra-low-power Equalization and Crosstalk Cancellation
All-Digital Eye-Monitoring CDR: Shared 3-pin 9 Gb/s
Compressed-Sensing RMPI Receiver
Scroll to top