A 60-Gb/s PAM4 Wireline Receiver With 2-Tap Direct Decision Feedback Equalization Employing Track-and-Regenerate Slicers in 28-nm CMOS

Technology: 28nm CMOS
Designer: Kuan-Chang (Xavier) Chen

Related Publications: