Chip Gallery
https://www.mics.caltech.edu/wp-content/uploads/2017/09/MeisamChipRX65nm.jpg
619
1410
awp-admin
/wp-content/uploads/2017/10/mics-logo-grey-100.png
awp-admin 2017-09-07 05:39:53 2018-01-24 20:28:54 A 24Gb/s Ultra-Low-Power Optical Receiver
https://www.mics.caltech.edu/wp-content/uploads/2017/09/JuhwanChipRMPI.jpg
480
640
awp-admin
/wp-content/uploads/2017/10/mics-logo-grey-100.png
awp-admin 2017-09-07 05:38:45 2018-01-24 20:31:40 Compressed-Sensing RMPI Receiver
https://www.mics.caltech.edu/wp-content/uploads/2017/09/MeisamChipRX45nmSOI.jpg
249
950
awp-admin
/wp-content/uploads/2017/10/mics-logo-grey-100.png
awp-admin 2017-09-07 05:36:53 2018-01-24 20:34:25 A 15Gb/s 2-Tap DFE Receiver with Far-End Crosstalk Cancellation
https://www.mics.caltech.edu/wp-content/uploads/2017/09/MattChip2.jpg
162
250
awp-admin
/wp-content/uploads/2017/10/mics-logo-grey-100.png
awp-admin 2017-09-07 05:35:18 2018-01-24 20:36:51 All-Digital Eye-Monitoring CDR: Shared 3-pin 9 Gb/s
https://www.mics.caltech.edu/wp-content/uploads/2017/09/MeisamRectifier65nm_lowres.jpg
417
586
awp-admin
/wp-content/uploads/2017/10/mics-logo-grey-100.png
awp-admin 2017-09-07 05:33:56 2018-01-24 20:37:59 Wireless Power Management Unit for Implantable Retinal Prosthesis
https://www.mics.caltech.edu/wp-content/uploads/2017/09/MattChip1.jpg
242
250
awp-admin
/wp-content/uploads/2017/10/mics-logo-grey-100.png
awp-admin 2017-09-07 05:31:55 2018-01-24 20:40:23 All-Digital Eye-Monitoring CDR: Single-pin 6 Gb/s
© Copyright - Mixed-mode Integrated Circuits and Systems Lab (MICS). Site: Academic Web Pages
Scroll to top
