MICS Lab
  • Home
  • Research
  • Chip Gallery
  • Publications
  • People
  • Courses
  • News
  • MICS Social
  • Menu Menu
A 3×9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O

A 3×9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O

March 11, 2012/in All-Digital Clock and Data Recovery /by awp-admin
/wp-content/uploads/2017/10/mics-logo-grey-100.png 0 0 awp-admin /wp-content/uploads/2017/10/mics-logo-grey-100.png awp-admin2012-03-11 10:33:172017-09-02 13:12:02A 3×9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O

All-Digital CDR for High-Density, High-Speed I/O

July 12, 2010/in All-Digital Clock and Data Recovery /by awp-admin
/wp-content/uploads/2017/10/mics-logo-grey-100.png 0 0 awp-admin /wp-content/uploads/2017/10/mics-logo-grey-100.png awp-admin2010-07-12 10:13:022017-09-02 13:12:02All-Digital CDR for High-Density, High-Speed I/O

All-Digital CDR for High-Density, High-Speed I/O

March 21, 2010/in All-Digital Clock and Data Recovery /by awp-admin
/wp-content/uploads/2017/10/mics-logo-grey-100.png 0 0 awp-admin /wp-content/uploads/2017/10/mics-logo-grey-100.png awp-admin2010-03-21 10:30:552017-09-02 13:12:02All-Digital CDR for High-Density, High-Speed I/O
MICS Caltech

Contact

California Institute of Technology
M/C 136-93
1200 East California Boulevard
Pasadena, California 91125
CaltechMICS@gmail.com
Our lab is in the third floor of Moore Laboratory.

Lab Member Login
Academic Calendar

Maps

  • Campus Map
  • Parking Map
  • Caltech Interactive Map
Caltech Aerial View
© Copyright - Mixed-mode Integrated Circuits and Systems Lab (MICS). Site: Academic Web Pages
Scroll to top