MICS Lab
  • Home
  • Research
  • Chip Gallery
  • Publications
  • People
  • Courses
  • News
  • MICS Social
  • Menu Menu
A Low-Power 20Gb/s Transmitter in 65nm CMOS Technology

A Low-Power 20Gb/s Transmitter in 65nm CMOS Technology

Share this entry
  • Share on Facebook
  • Share on X
  • Share on Pinterest
  • Share on LinkedIn
  • Share on Tumblr
  • Share on Vk
  • Share on Reddit
  • Share by Mail
/wp-content/uploads/2017/10/mics-logo-grey-100.png 0 0 awp-admin /wp-content/uploads/2017/10/mics-logo-grey-100.png awp-admin2012-06-21 10:21:032024-01-12 19:17:27A Low-Power 20Gb/s Transmitter in 65nm CMOS Technology
Search Search
MICS Caltech

Contact

California Institute of Technology
M/C 136-93
1200 East California Boulevard
Pasadena, California 91125
CaltechMICS@gmail.com
Our lab is in the third floor of Moore Laboratory.

Lab Member Login
Academic Calendar

Maps

  • Campus Map
  • Parking Map
  • Caltech Interactive Map
Caltech Aerial View
© Copyright - Mixed-mode Integrated Circuits and Systems Lab (MICS). Site: Academic Web Pages
Link to: Ultra Low-Power Receiver Design for Dense Optical Interconnects Link to: Ultra Low-Power Receiver Design for Dense Optical Interconnects Ultra Low-Power Receiver Design for Dense Optical Interconnects Link to: Design and Implementation of a Fully Integrated Compressed-Sensing Signal Acquisition System Link to: Design and Implementation of a Fully Integrated Compressed-Sensing Signal Acquisition System Design and Implementation of a Fully Integrated Compressed-Sensing Signal Acquisition...
Scroll to top Scroll to top Scroll to top