MICS Lab
  • Home
  • Research
  • Chip Gallery
  • Publications
  • People
  • Courses
  • News
  • MICS Social
  • Menu Menu
A 20Gb/s 0.77pJ/b VCSEL Transmitter with Nonlinear Equalization in 32nm SOI CMOS

A 20Gb/s 0.77pJ/b VCSEL Transmitter with Nonlinear Equalization in 32nm SOI CMOS

Share this entry
  • Share on Facebook
  • Share on X
  • Share on Pinterest
  • Share on LinkedIn
  • Share on Tumblr
  • Share on Vk
  • Share on Reddit
  • Share by Mail
/wp-content/uploads/2017/10/mics-logo-grey-100.png 0 0 awp-admin /wp-content/uploads/2017/10/mics-logo-grey-100.png awp-admin2015-09-27 09:29:442024-01-12 19:54:44A 20Gb/s 0.77pJ/b VCSEL Transmitter with Nonlinear Equalization in 32nm SOI CMOS
Search Search
MICS Caltech

Contact

California Institute of Technology
M/C 136-93
1200 East California Boulevard
Pasadena, California 91125
CaltechMICS@gmail.com
Our lab is in the third floor of Moore Laboratory.

Lab Member Login
Academic Calendar

Maps

  • Campus Map
  • Parking Map
  • Caltech Interactive Map
Caltech Aerial View
© Copyright - Mixed-mode Integrated Circuits and Systems Lab (MICS). Site: Academic Web Pages
Link to: Differential Optical Ring Modulator: Breaking the Bandwidth/Quality-factor Trade-off Link to: Differential Optical Ring Modulator: Breaking the Bandwidth/Quality-factor Trade-off Differential Optical Ring Modulator: Breaking the Bandwidth/Quality-factor ... Link to: A 25Gb/s 3D-Integrated CMOS/Silicon-Photonic Receiver for Low-Power High-Sensitivity Optical Communication Link to: A 25Gb/s 3D-Integrated CMOS/Silicon-Photonic Receiver for Low-Power High-Sensitivity Optical Communication A 25Gb/s 3D-Integrated CMOS/Silicon-Photonic Receiver for Low-Power High-Sensitivity...
Scroll to top Scroll to top Scroll to top